

Fig. 2




Fig. 3




Fig. 4




Fig. 5

TIME TEST DATA	t 1	t 2
BIT O	1	0
BIT 1	1	0
BIT 2	1	0
BIT 3	1	0




Fig. 7




Fig. 8




Fig. 9 8 DECISION RESULT OUTPUT CIRCUIT 1,0 30 DECISION RESULT OUTPUT CIRCUIT 40 FUNCTIONAL LOGIC FUNCTIONAL LOGIC TEST DATA OUTPUT CIRCUIT TEST RESULT OUTPUT CIRCUIT DECISION RESULT OUTPUT CIRCUIT TESTING STANDBY CIRCUIT

Fig. 10




Fig. 11

TIME TEST DATA	t 1	t 2
BIT O	1	О
BIT 1	0	1
BIT 2	1	О
BIT 3	0	1

Fig. 12




Fig. 13





Fig. 14




		t 1	t 2	t 3	t 4	
	BIT O	0	1	0	1	
	BIT 1	0	1	0	1	a pour
Fig. 15(a)	BIT 2	0	1	0	1	GROUP
	BIT 3	0	1	0	1	
	BIT 4	1	0	$-\frac{1}{1}$	0	/
	BIT 5	1	0	1	0	
	BIT 6	1	0	1	0	
	BIT 7	1	0	1	0	

		t 5	t 6	t 7	t 8	
	BIT O	0	1	0	1	CROUD
	BIT 1	0	1	0	1	GROUP
	BIT 2	1	0	1		
Fig. 15(b)	віт з	1	0	1 .	0	
	BIT 4	0	1	0	1	
	BIT 5	00	1	0	1	
	BIT 6	1	0	1	0	·
	BIT 7	1	0	1	0	

		t 9	t 1 0	t 1 1	t 1 2	
	BIT O	0	. 1	0	1	} GROUP
	BIT 1	1	0	1	ō	
	BIT 2	0	1	0	1	
Fig. 15(c)	BIT 3	1	0	1	0	· -
	BIT 4	0	11	0	1	
	BIT 5	1	0	1	0	
	BIT 6	0	11	0	1	_
	BIT 7	1	0	1	0	·

Fig. 16

TIME TEST DATA	t 1	t 2	t 3
BIT O	0	1	О
BIT 1	0	1	О
BIT 2	0	1	О
BIT 3	0	1	О






Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23

TIME TEST DATA	t 1 [.]	t 2
BIT O	1	O
BIT 1	1	О
BIT 2	1	0
BIT 3	1	0
PATH CONTROL	1	· 1

Fig. 24

TIME TEST DATA	t 1	t 2
BIT O	. 1	О
BIT 1	1	О
BIT 2	1	· O
BIT 3	1	O
PATH CONTROL	0	0

Fig. 25
Prior Art




Fig. 26
Prior Art

